This paper explores the application of the Variable Delay Frequency Modulation (VDFM) to an Interleaved Multicellular Parallel converter. VDFM is a modulation technique specially intended to reduce conducted EMI generated by parallel converters. This technique combines interleaving and frequency modulation in such a way that provides the best attenuation. On the other hand, Coupled Interleaved Multicelular Parallel Converters (CIMPC) needs a perfect current sharing among phases. In this paper we consider the effect of VDFM nonidealities on the EMI attenuation in order to consider the application of this technique to CIMPC.
Introduction
It has been demonstrated that switching frequency modulation is an effective way to reduce conducted EMI produced by switched power converters. Recently, the Variable Delay with switching Frequency Modulation (VDFM) has been presented [1] [2] [3] . This technique, which combines interleaving with frequency modulation, is specially intended for converters in parallel topology and shows good results in terms of conducted disturbances attenuation [4] . Moreover, VDFM provides a good tradeoff between EMI attenuation and undesirable side effects, such as output voltage ripple increase.
On the other hand, the Coupled Interleaved Multicellular Parallel Converter (CIMPC) shows advantages in terms of system integration, power density and dynamic performance [5, 6] . For these reasons, CIMPC topology is widely used in applications where outstanding dynamic performance is required, such in Voltage Regulator Modules (VRM) [7] . However, in this kind of converters, which are operated with interleaving, an accurate control and modulation are required in order to ensure a proper current balancing among each single switching cell of the converter [8] . This situation is more relevant in battery charging application, where a current mode control is necessary in order to adjust the battery charging current [9] . In a practical implementation, some constructive differences in switch drivers, stray impedances, etc, are unavoidable. These differences result to an unequal current distribution among phases of the parallel converter. In order to adjust the current distribution, it is necessary to vary the duty cycle in each phase from the ideal duty cycle. The dispersion in duty cycle values is identified as the most important parameter in attenuation degradation when pure interleaving is applied [7, 10] . This paper explores the feasibility of application of VDFM to CIMPC. We pay special attention to the effect of the duty cycle dispersion due to non-idealities of the system on the EMI attenuation. This paper is organized as follows. First of all, the basics of VDFM and some experimental results of attenuation as well are presented. In the next section, the origin of duty cycle deviation is analysed and some preliminary simulation results considering dispersion in the duty cycle are evaluated. In order to verify the effect of the duty cycle deviation on the conducted EMI, the EMI spectrum for different duty cycle deviation in a four phases parallel buck converter is compared. Finally, the main conclusions are summarized.
VDFM theory and results
Figure 1a illustrates general switching patterns for a multichannel modulator, where i notes each phases (i = 1, 2, ..,N ), α i is the delay among switching patterns, q i (t), and ε k,i is the pulse position delay inside the k-th switching cycle. Notice that each switching pattern has a period equal to the period of the modulation profile, T m , and contains L switching cycles (1) . There are several possibilities of combination interleaving and spread spectrum modulation in multiconverter arrangement [4] . The VDFM, which pattern is shown in Fig. 1b , combines the interleaving and switching frequency modulation techniques. In VDFM there is any delay among switching patterns (α i =0) but a variable pulse delay of pulse position in each switching period, ε k,i , is introduced depending on the instantaneous switching period according to the expression (2),
The instantaneous switching period, T k , when a periodic modulation profile is used, can be approximated to (3),
where f c is the central switching frequency, Δf c is the maximum frequency deviation and H k is the starting time of the k-th switching cycle, that is given by (4) .
The equivalent noise pattern in frequency domain corresponding to VDFM, S VDFM (w), is expressed by expression (5), ) where D c is the duty cycle established by the controller.
In Fig. 2 , the equivalent noise spectrum for interleaving and VDFM is depicted. It is observed a reduction in the harmonics amplitude when the VDFM method is applied, because the energy of each interference harmonics has been distributed into side-band harmonics. VDFM has been experimentally tested in a 4 (N=4) phases buck converter without current balance algorythm, operated at a central frequency of f c =300 kHz. Figure 3a shows the conducted EMI with the four cells operated without modulation neither interleaving, where the bands multiple of the fundamental frequency are clearly visible. If VDFM is applied, we get the spectrum shown in Fig. 3b . Due to interleaving, only components at Nf c remains, that is 1.2 MHz, 2.4MHz and so on. The energy of the remaining harmonics is spread in sidebands. This effect is clearly visible in Fig. 3b around  1 .2 MHz and 2.4MHz as well. At higher frequencies, the overlap among sidebands appears and particular groups of sidebands are no more distinguishable.
Nonidealities of VDFM
The effect of cancellation of the VDFM technique depends on the variation of the duty cycle among switching patterns. It should be noticed that in VDFM, the duty cycle on each switching cycle is set by the control loop. Duty-cycle mismatch can be caused by different factors. The most relevant are switch driver imperfections and impedance mismatch among converter phases [7, 10] . The effect of driver imperfections, such as rise/fall times, or unequal switching behavior of devices is only noticeable for central switching frequencies in the range of MHz. For this reason, we do not consider this fact in this paper.
Regarding the second reason, mismatch of parasitic impedances among phases produce a current unbalance [7] . Therefore, a duty cycle deviation from the ideal case must be introduced to equally share currents among phases, according to (6) ,
where subindex i corresponds to each of the N switching patterns, R is the stray "common" impedance, ΔR i is the deviation of the stray impedance and ΔD i is the deviation of duty cycle. In order to evaluate the effect of duty cycle deviation, the duty cycle corresponding to switching pattern of phase N has been modified according to (8) 
The modulation parameters shown in Table I ΔD= 0% ΔD= 5% ΔD= 15% ΔD= 25% 34.93 dB 30.58dB 21.17 dB Figure 5 shows the effect of the duty cycle deviation for N= 3, N=4 and N=6 in the conducted EMI spectrum. In the ideal case (ΔD=0 %; blue trace), only sideband harmonics around frequencies multiple of Nf c are observed. The effect of duty cycle deviation is highly noticeable for frequencies below Nf c . With a deviation of 5 %, the attenuation degradation is 10 dB for N=3, 13 dB for N=4 and 21dB for N=6, respectively. However, any attenuation degradation is noticed around Nf c . For frequencies above 3Nf c , overlap among consecutive sidebands appears and fades the effect of duty cycle deviation. In other words, attenuation degradation is almost unnoticeable where overlap appears.
On the other hand, we see that the same absolute value of duty-cycle deviation produces more impact for higher number of phases. For instance, for N =3 and a ΔD of 25% results in the same loose of attenuation than N=4 and ΔD of 15% (18.6% theoreticaly).
Experimental Results
The influence of duty-cycle deviation on the conducted EMI attenuation have been evaluated in a four phases (N=4) buck converter operated in open loop. The main specifications of the convert are summarized in Table II . The experimental results have been obtained according to the modulation parameters shown in Table I . Figures 6, 7 and 8 compare the effect of duty-cycle deviation of 5%, 15% and 25% to the ideal case, respectively. Experimental results match the simulation predictions. Attenuation degradation is clearly noticed for frequencies below the frequency on which sidebands overlap appears (3MHz in this case). Fore instance, at f c =300kHz an attenuation loose of 10db, 20dB, 25dB is observed (please, noticed that noise floor in Fig.3b is 50dB) for ΔD equal to 5%, 15% and 20%, respectively. The imperfect cancellation of sidebands due to duty-cycle deviation is visible for frequencies of 2 f c and 3 f c . For frequencies above this value, the effect is barely visible. 
Conclusion
In this paper the idea of applying VDFM to CIMPC topology has been presented. In previous works, it has been demonstrated that VDFM is a worthy noise suppression technique. It successfully combines interleaving and frequency modulation to provide good attenuation features. It can be applied with a minimum cost in terms of weight, price and additional hardware. On the other hand, CIMPC topology appears as a good candidate where VDFM could be applied. In a real implementation some constructive mismatch will lead to a duty cycle deviation among the switching signal of each particular switching cell. Therefore, the effective attenuation will be smaller than in the case of ideal VDFM. This fact results in a worse attenuation of conducted EMI. We have shown that the higher the number of phase the higher influence of the duty-cycle absolute value deviation on the attenuation. It is important to underline that results shown here corresponds to a "worst-case" scenario, in which all imperfections of the circuit are concentrated in a single phase. In other words, the attenuation degradation in a real application will be actually below the values presented in this paper. However, we have shown the relevance of manufacturing issues in the EMI performance of the system. In order to reduce the effect of dispersion in terms of stray impedances an even number of phases in CIMPC topology can be used. Other alternative consists in implementing the coupled inductance on the same PCB. 
